

Notice of References Cited	Application/Control No. 10/643,618		Applicant(s)/Patent Under Reexamination YEDIDIA ET AL.	
	Examiner Stephen M. Baker		Art Unit 2133	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-4,295,218	10-1981	Tanner, Robert M.	714/762
*	B	US-4,404,674	09-1983	Rhodes, Smith A.	714/793
*	C	US-4,819,231	04-1989	Yamada, Osamu	375/367
*	D	US-5,157,671	10-1992	Karplus, Kevin	714/752
*	E	US-2002/0116677 A1	08-2002	Morelos-Zaragoza, Robert	714/781
*	F	US-2002/0188906 A1	12-2002	Kurtas et al.	714/755
*	G	US-6,944,805 B2	09-2005	Seki, Katsutoshi	714/707
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
*	U	Rudolph, et al., "Algebraic Analog Decoding of Linear Binary Codes" IEEE Transactions on Information Theory, Vol. IT-25, No. 4, July 1979, pp. 430-440.
*	V	Lucas, et al., "On Iterative Soft-Decision Decoding of Linear Binary Block Codes and Product Codes" IEEE Journal on Selected Areas in Communications, Vol. 16, No. 2, February 1998, pp. 276-296.
*	W	Lucas, et al., "Iterative Decoding of One-Step Majority Logic Decodable Codes Based on Belief Propagation" IEEE Transactions on Communications, Vol. 48, No. 6, June 2000, pp. 931-937.
*	X	Yeo, et al., "High Throughput Low-Density Parity-Check Decoder Architectures" GLOBRCOM 2001, November 2001, pp. 3019-3024.

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.